



United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

PPLICATION NO.	FI	ILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO
10/644,210	(08/20/2003	Jude A. Rivers	YOR920030249US1	5458
33233	7590	12/19/2005		EXAMINER	
		CHARLES W. PET	ELMORE, REBA I		
SUITE 100		EEN DRIVE		ART UNIT	PAPER NUMBER
RESTON, VA 20190				2189	

DATE MAILED: 12/19/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)					
	10/644,210	RIVERS, JUDE A.					
Office Action Summary	Examiner	Art Unit					
	Reba I. Elmore	2189					
The MAILING DATE of this communication a Period for Reply	ppears on the cover sheet with the	correspondence address					
A SHORTENED STATUTORY PERIOD FOR REF WHICHEVER IS LONGER, FROM THE MAILING - Extensions of time may be available under the provisions of 37 CFR after SIX (6) MONTHS from the mailing date of this communication. - If NO period for reply is specified above, the maximum statutory perion. - Failure to reply within the set or extended period for reply will, by state Any reply received by the Office later than three months after the mail earned patent term adjustment. See 37 CFR 1.704(b).	DATE OF THIS COMMUNICATION 1.136(a). In no event, however, may a reply be ad will apply and will expire SIX (6) MONTHS froute, cause the application to become ABANDOI	ON. timely filed om the mailing date of this communication. NED (35 U.S.C. § 133).					
Status							
1) Responsive to communication(s) filed on 20	August 2003.						
·_ ·							
· · · · · · · · · · · · · · · · · · ·							
closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11, 453 O.G. 213.							
Disposition of Claims							
4)⊠ Claim(s) <u>1-29</u> is/are pending in the application.							
4a) Of the above claim(s) is/are withdo	4a) Of the above claim(s) is/are withdrawn from consideration.						
5) Claim(s) is/are allowed.							
6)⊠ Claim(s) <u>1-29</u> is/are rejected.							
7) Claim(s) is/are objected to.							
8) Claim(s) are subject to restriction and	l/or election requirement.						
Application Papers							
9) The specification is objected to by the Exami	ner.						
10) The drawing(s) filed on is/are: a) □ a	ccepted or b) objected to by the	e Examiner.					
Applicant may not request that any objection to the	ne drawing(s) be held in abeyance. S	See 37 CFR 1.85(a).					
Replacement drawing sheet(s) including the corre	ection is required if the drawing(s) is o	objected to. See 37 CFR 1.121(d).					
11)☐ The oath or declaration is objected to by the	Examiner. Note the attached Office	ce Action or form PTO-152.					
Priority under 35 U.S.C. § 119							
12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of:							
1. Certified copies of the priority docume							
2. Certified copies of the priority documents have been received in Application No							
Copies of the certified copies of the pr	iority documents have been recei	ved in this National Stage					
application from the International Bure	• • • • • • • • • • • • • • • • • • • •						
* See the attached detailed Office action for a list	st of the certified copies not recei	ved.					
Attachment(s)	_						
1) Motice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO-948)	4) 🔲 Interview Summa Paper No(s)/Mail	ry (PTO-413) Date.					
Paper No(s)/Mail Date <u>8/30/03</u> .		I Patent Application (PTO-152)					

Application/Control Number: 10/644,210 Page 2

Art Unit: 2189

DETAILED ACTION

1. Claims 1-29 are presented for examination.

SPECIFICATION

2. The abstract of the disclosure is objected to because the first sentence is not complete.

The following is suggested:

--A cache memory structure has a content addressable memory, random access memory (CAMRAM) and manages the cache memory using a method which reduces cache energy consumption. A cache buffer receives incoming data and buffers a storage array. The cache buffer holds a number of most recently accessed data blocks. In any access, cache buffer locations are checked before checking the storage array.--

Correction is required. See MPEP § 608.01(b).

3. The specification has not been checked to the extent necessary to determine the presence of all possible minor errors. Applicant's cooperation is requested in correcting any errors of which applicant may become aware in the specification.

CLAIM OBJECTIONS

4. The claims are objected to because:

The numbering of claims is not in accordance with 37 CFR 1.126 which requires the original numbering of the claims to be preserved throughout the prosecution. When claims are canceled, the remaining claims must not be renumbered. When new claims are presented, they must be numbered consecutively beginning with the number next following the highest numbered claims previously presented (whether entered or not).

Misnumbered claims 26-30 been renumbered 25-29.

Application/Control Number: 10/644,210

35 USC § 102

5. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (e) the invention was described in a patent granted on an application for patent by another filed in the United States before the invention thereof by the applicant for patent, or on an international application by another who has fulfilled the requirements of paragraphs (1), (2), and (4) of section 371(c) of this title before the invention thereof by the applicant for patent.
- 6. Claims 1-29 are rejected under 35 U.S.C. 102(e) as being anticipated by Moritz.
- 7. Moritz teaches the invention (claim 1) as claimed including a cache memory comprising: a cache buffer as a multi-bank structure as a cache memory having multiple ways with the ways being equivalent to banks (e.g., see Figure 4);

a storage array comprising a plurality of cache memory locations and selectively receiving data from the cache buffer which was stored in the memory locations (e.g., see paragraphs 0105 to 0109); and,

a tag memory storing tags associated with data in the storage array and selected data in the cache buffer (e.g., see Figure 4 and paragraphs 0105 to 0109).

As to claim 2, Moritz teaches the cache input data selectively includes executable commands as the cache banks storing instructions executable by the processor (e.g., see paragraphs 0038-0039).

As to claim 3, Moritz teaches a cache input buffer receiving cache input data (e.g., see Figure 4 and paragraphs 0105 to 0109).

As to claim 4, Moritz teaches an output buffer containing most recently accessed data, ones of the tags in the tag memory associated with the most recently accessed data as a CAM based Tag-Cache (e.g., see paragraph 0105).

As to claim 5, Moritz teaches the tag memory comprises a first content addressable memory (CAM) containing tags associated with data stored in the storage array as element 208 and a second CAM containing tags associated with the most recently accessed data with a tag structure being selectively used for most recently accessed cache line addresses as element 210 (e.g., see Figure 4 and paragraph 0105).

As to claim 6, Moritz teaches a tag for requested data is checked against tags in the second CAM and the cache input buffer before checking tags in the first CAM as the lookup mechanism involving Tag-Cache misses (e.g., see Figure 4 and paragraphs 0100 to 0109).

As to claim 7, Moritz teaches each of the first CAM and second CAM are a circulating first-in-first-out register (FIFO) (e.g., see paragraph 0129).

As to claim 8, Moritz teaches each storage array is a static random access array (SRAM) (e.g., see paragraph 0074).

As to claim 9, Moritz teaches cache power is substantially less for accessing the data in the cache buffer than for accessing data in the storage array (e.g., see paragraph 0038).

8. Moritz teaches the invention (claim 10) as claimed including a content addressable memory (CAM) random access memory (RAM) cache comprising a plurality of CAMRAM banks, each of the CAMRAM banks comprising:

a cache buffer receiving cache input data, the cache input data selectively including executable commands (e.g., see paragraphs 0038-0039);

a bank store comprising a plurality of cache memory locations and selectively receiving data from the cache buffer, selectively received the data being stored in ones of the memory locations (e.g., see paragraphs 0105 to 0109); and,

a CAM storing tags associated with data in the storage array and selected data in the cache buffer (e.g., see Figure 4 and paragraphs 0105 to 0109).

As to claim 11, Moritz teaches the cache buffer comprises an input buffer line receiving a cache input data line and an output buffer containing most recently accessed data, ones of the tags in the CAM being associated with the most recently accessed data with a tag structure being selectively used for most recently accessed cache line addresses (e.g., see paragraph 0105).

As to claim 12, Moritz teaches a cache storage buffer with each input buffer line in the plurality of CAMRAM banks being a line in the cache storage buffer (e.g., see Figure 4).

As to claim 13, Moritz teaches an n-CAM having n tag locations, each n-CAM tag location being associated with one of n storage locations in the bank store and an i-CAM containing i tag locations, wherein n > i and each i-CAM tag location is associated with a location in the output buffer (e.g., see Figure 4 and paragraphs 0105 to 0109).

As to claim 14, Moritz teaches a means for checking a tag for requested data against tags in the i CAM and the cache input buffer independent of tags in the n CAM (e.g., see Figure 4 and paragraphs 0105 to 0109).

As to claim 15, Moritz teaches a checking means only checks for the tag in the n CAM, when the tag is not found in the I CAM or in the cache input buffer (e.g., see Figure 4 and paragraphs 0105 to 0109).

As to claim 16, Moritz teaches cache power is substantially less for accessing the data in the cache buffer than for accessing data in the bank store (e.g., see paragraph 0038).

As to claim 17, Moritz teaches each of the *n*-CAM and the *I*-CAM are a circulating first-in-first-out register (FIFO) (e.g., see paragraph 0129).

As to claim 18, Moritz teaches the bank store is a static random access (SRAM) array (e.g., see paragraph 0074).

- 9. Moritz teaches the invention (claim 19) as claimed including a method of managing data in a cache, the method comprising the steps of:
- a) providing incoming data to an input buffer (e.g., see Figure 4 and paragraphs 0105 to 0109);
- b) selectively loading data from the input buffer into a storage array (e.g., see Figure 4 and paragraphs 0105 to 0109);
- c) selectively loading accessed data from the storage array to an output buffer, a number of most recently accessed data blocks being held in the output buffer (e.g., see Figure 4 and paragraphs 0105 to 0109); and,
- d) selectively providing data from each of the input buffer, the storage array and the output buffer responsive to an access request (e.g., see Figure 4 and paragraphs 0105 to 0109).

As to claim 20, Moritz teaches (e) receiving an access request for data and (f) checking the input data buffer for data requested for access (e.g., see Figure 4 and paragraphs 0105 to 0109).

As to claim 21, Moritz teaches the access request is a store request and the method further comprising (g) storing the data in the input buffer and (h) marking the stored data as dirty as updating the Tag-Cache (e.g., see paragraphs 0116-0120).

As to claim 22, Moritz teaches (g) checking the output buffer for the data requested for access (e.g., see Figure 4 and paragraphs 0105 to 0109).

As to claim 23, Moritz teaches the access request is a store request and the method further comprising (h) storing the data in the output buffer and (i) marking the stored data as dirty as updating the Tag-Cache (e.g., see paragraphs 0116-0120).

As to claim 24, Moritz teaches the output buffer is checked in step (g) coincident with checking the input buffer in step (f) as part of the speculative alias analysis using hotline registers (e.g., see paragraphs 0110 -0122).

As to claim 25, Moritz teaches the data requested for access is not found in the output buffer or the input buffer, the method further comprises the step of (h) checking the storage array for the data requested for access as part of the speculative alias analysis using hotline registers (e.g., see paragraphs 0110 –0122).

As to claim 26, Moritz teaches the data requested for access is found in the storage array, the method further comprises the steps of (i) loading the data requested for access into the output buffer and (j) providing the data requested for access as an output as part of the speculative alias analysis using hotline registers (e.g., see paragraphs 0110 –0122).

As to claim 27, Moritz teaches the data requested for access is not found in the storage array, the method further comprises the steps of (i) sending a miss request, (j) loading the input buffer and (k) providing the data from the input buffer as an output as part of the speculative alias analysis using hotline registers (e.g., see paragraphs 0110 –0122).

As to claim 28, Moritz teaches the input buffer contains data other than the data requested for access, the sending step (h) further comprises loading the other data from input buffer to the output buffer as part of the speculative alias analysis using hotline registers (e.g., see paragraphs 0110 –0122).

Application/Control Number: 10/644,210 Page 8

Art Unit: 2189

As to claim 29, Moritz teaches the data in each of the input buffer, the storage array and the output buffer are identified by tags, the tags being checked in checking steps (f), (g) and (h) as part of the speculative alias analysis using hotline registers (e.g., see paragraphs 0110 –0122).

CONCLUSION

10. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Reba I. Elmore, whose telephone number is (571) 272-4192. The examiner can normally be reached on M-TH from 7:30am to 6:00pm, EST.

If attempts to reach the examiner by telephone are unsuccessful, the art unit supervisor for AU 2189, Donald Sparks, can be reached for general questions concerning this application at (571) 272-4201. Additionally, the official fax phone number for the art unit is (703) 746-7239.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the Tech Center central telephone number is (571) 272-2100.

Reba I. Elmore

Primary Patent Examiner

Rla P. Elm

Art Unit 2189

December 7, 2005